HDL Works
- Home
- Products
- Sales
- Support
- Company
- HDL Corner
HDL Works
| SPR | Title | Released | Description |
|---|---|---|---|
| 2392 | VHDL parser crashed in an if statement without end if inside nested statements | 3.4.2 | Some syntax errors can crash the VHDL parser |
| 2390 | Using verilog.vl_types package results in a crash | 3.4.2 | As title |
| 2384 | HDL Ware dialog fails to initialize | 3.4.2 | Installation issue. |
| 2379 | VHDL Linter CP7 false positive | 3.4.1 | VHDL Linter CP7 false positive when ieee.fixed_generic_pkg.ufixed operator+ is used |
| 2373 | VHDL linter SS8 false positive | 3.4.1 | A conditional signal assignment containing a rising_edge(clk) function triggered an SS8 message. |
| 2356 | Flag missing record elements in a port map | 3.4.1 | In the VHDL port map an record type actual signal may be assigned for each element separately. However when doing so all element of the record should be assigned. |
| 2322 | Underscore character not visible in generated HTML | 3.4.1 | In preformatted HTML code (like files) the underscore characters are not visible in the Windows browsers. |
| 2355 | Add KDE/GNONE .desktop file(s) | 3.4.1 | On Linux add entries to the users Desktop directory so icons are placed on the desktop to start HDLCompanion/Scriptum |
Copyright © 2004 - 2026 HDL Works
